Proposal of High-Temperature-Operation Tolerant SOI MOSFET and Preliminary Study on Device Performance Evaluation by Omura Yasuhisa & 大村 泰久
Proposal of High-Temperature-Operation
Tolerant SOI MOSFET and Preliminary Study on
Device Performance Evaluation
著者 Omura Yasuhisa
volume 2011
page range 1-8
year 2011-07
URL http://hdl.handle.net/10112/5562
doi: 10.1155/2011/850481
Hindawi Publishing Corporation
Active and Passive Electronic Components
Volume 2011, Article ID 850481, 8 pages
doi:10.1155/2011/850481
Research Article
Proposal of High-Temperature-Operation Tolerant SOI MOSFET
and Preliminary Study on Device Performance Evaluation
Yasuhisa Omura
ORDIST, Graduate School of Engineering Science, Kansai University, 3-3-35 Yamate-cho, Suita, Osaka 564-8680, Japan
Correspondence should be addressed to Yasuhisa Omura, omuray@ipcku.kansai-u.ac.jp
Received 14 June 2011; Revised 11 July 2011; Accepted 11 July 2011
Academic Editor: G. Ghibaudo
Copyright © 2011 Yasuhisa Omura. This is an open access article distributed under the Creative Commons Attribution License,
which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.
We propose a high-temperature-operation (HTOT) SOI MOSFET and show preliminary simulation results of its characteristics.
It is demonstrated that HTOT SOI MOSFET operates safely at 700K with no thermal instability because of its expanded eﬀective
bandgap. It is shown that its threshold voltage is higher than that of the conventional SOI MOSFET because its local thin Si
regions oﬀer an expanded eﬀective band gap. It is shown that HTOT SOI MOSFET with 1-nm-thick local-thin Si regions is almost
insensitive to temperature for T < 700 K (427C). This confirms that HTOT SOI MOSFET is a promising device for future high-
temperature applications.
1. Introduction
The long-term goal in integrated circuits is to lower the di-
mensionality of MOS transistors in order to increase the
function-density and also the speed of extremely large-scale
silicon-integrated circuits [1]. The necessity of the silicon-
on-insulator (SOI) MOSFET is clear, given its merits of
high-speed operation and low-power operation with fewer
short-channel eﬀects [2]. However, its oﬀ-leakage current
is significant, even in thin SOI MOSFETs in the sub-100-
nm regime [3]. The author recently proposed the tunneling
barrier junction (TBJ) SOI MOSFET that oﬀers suppressed
oﬀ-leakage current [4, 5]. It has been shown that the TBJ
SOI MOSFET suﬀers from low drive current if used at low
temperatures as intended [6].
It has been demonstrated, however, that the thin SOI
MOSFET is a promising device for applications that work
at 300C [1]. Its oﬀ-leakage current is still a serious problem
and prevents its use at higher temperatures. When analyzing
high-temperature-operation, it is anticipated that we do not
need full quantum-mechanical simulations even for a thin
SOI MOSFET because the influence of various carrier scat-
tering events on the transport in the channel region is crucial;
so-called thermalization is dominant in the Si material.
This paper applies the semiclassical transport model to
assess the feasibility of SOI MOSFET in achieving high-
temperature operation. This paper introduces the High-
Temperature-Operation Tolerant (HTOT) SOI MOSFET
and shows preliminary simulation results of its characteris-
tics. A commercial 2D device simulator [7] is used to sim-
ulate the drain current characteristics throughout the study.
2. Device Structure and Simulations
A schematic of HTOT SOI MOSFET is shown in Figure 1(a).
The device has an n+-Si gate, a thin n-type body, two thin
p-type bodies, and two local-thin Si regions; it is assumed
that the top SOI layer surface has (001) orientation. The
gate oxide layer is 5-nm thick, buried oxide layer is 100-
nm thick, thin n-type Si body and thin p-type Si body are
10-nm thick, and two local-thin Si regions are 1-nm or
2-nm thick; the local-thin Si regions are 2-nm long. n+-
Si source and drain diﬀusion regions are 10-nm thick and
their doping concentrations are 1 × 1020 cm−3; the junction
is assumed to be abrupt for simplicity. P-type body has a
doping concentration of 3 × 1017 cm−3 and n-type body has
a doping concentration of 1 × 1015 cm−3. Gate length (Lg)
is 100 nm (or 60 nm) and gate width (W) is 1 μm; n-type Si
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region is typically 10 nm long and p-type Si region is typically
40 nm long (20 nm long in some cases); this dimension is
selected to suppress the short-channel eﬀect. Since the Si
layer is very thin in the two local-thin regions, the energy
levels in these regions are distinctly quantized. Schematic
band structure at Vd = 0V and Vg = Vfb is shown in
Figure 1(b), and the eﬀective bandgap energy (E∗G) of the
local-thin Si regions is larger than the nominal bandgap
energy of bulk Si (EG); its theoretical expression is given as
[8]
E∗G = En1 − Ep1, (1)
where En1 is the ground-state level energy of confined ele-
ctrons in the conduction band and Ep1 is the ground-
state level energy of confined holes in the valence band.
In calculating E∗G , the temperature dependence of intrinsic
bandgap energy (EG(T)) of Si is taken into account [9].
When the confinement is along the z-axis (normal to
(001) surface), the ground-state energy level of 2-fold X-
valleys (En1) in the local-thin Si body is given by
En1 − EC = π
22
2mz,2-foldt2S,thin
, (2)
where mz,2-fold is the eﬀective mass of electrons for the 2-fold
X-valley (= mlm0 = 0.92m0) and tS,thin is the thickness of
local-thin Si region (= 2 or 1 nm). En1 – EC is about 0.1 eV
(∼1200K) when the local-thin Si region is 2-nm thick and
about 0.2 eV when the local-thin Si region is 1-nm thick
[10]; this suggests that the following consideration based on
quantum mechanics is well acceptable because the maximal
operation temperature assumed is 700K.
Since it is assumed that the device works at high temper-
ature, it is expected that semiclassical analysis can be used
in the simulations, where we basically assume semiclassical
hydrodynamic transport in both thin and thick bodies, and
the thermionic emission model [11] is introduced to calcu-
late the transport through the local-thin Si regions using the
conventional heterojunction model. This approximation is
valid except for the degenerate semiconductor. Therefore, it
is expected that, at high temperatures with Vd = 1V, the
eﬀective energy barrier of the 2-nm-long local-thin Si re-
gion enhances thermionic conduction rather than electron
tunneling. Accordingly, we apply the thermionic emission
model in the present simulations. Mobility models for carrier
transport comply with the following physics; Massetit model
for doping dependent mobility [12], Lombardi model for
mobility degradation at the Si/SiO2 interface [13] and Canali
model for mobility degradation due to velocity saturation
[14]. In the present consideration, the subthreshold charac-
teristics are focused on because the increase in the oﬀ-current
is crucial for such devices at high temperature. The mobility
models primarily rule the on-current, not the oﬀ-current.
Therefore, it is anticipated that the mobility models assumed
here do not influence significantly the present consideration.
In addition, since n-type and p-type Si regions are 10-
nm thick, discreteness of electronic states is not so crucial
for the semiclassical analysis. Thus, to develop an overall
consideration of the transport characteristics of the HTOT
SOI MOSFET, it can be concluded that the semiclassical
analysis is suﬃciently verifiable. In the simulation, therefore,
we replace the default parameters for the ultrathin Si region
with a new set of physical parameters, where the bandgap
energy and the eﬀective electron aﬃnity are revised following
(1) and (2).When 〈011〉 confinement is applied to the HTOT
SOI MOSFET, a 3.5-nm-thick local-thin Si region yields
a 0.1-eV-high (about) barrier to the conduction electrons;
〈111〉 confinement yields an identical result.
Possible fabrication process of the HTOT SOI MOSFET
is introduced in Figure 2. The major processing steps are
given below.
(a) Shallow and narrow trenches are formed on the n-
type SOI layer by the focused ion beam etching tech-
nique.
(b) Surface is oxidized in a furnace tube, resulting in
separation of the central n-type body.
(c) Surface oxide layer is removed.
(d) A thin crystalline Si layer is deposited epitaxially and
surface oxide layer is formed as the gate insulator.
(e) After the n-type body region is covered by resist, p-
type body regions are formed by Boron ion implanta-
tion and the substrate is annealed.
(f) Gate poly-Si is deposited and the gate electrode pat-
tern is formed. As ion implantation is performed to
form n+ source and drain regions.
The fabrication process mentioned above requests chal-
lenging techniques and simulations to predict device charac-
teristics that must also cover atomic-scale physics. The local-
thin Si layer has countable atomic layers. Regarding such a
thin Si layer, several articles consider the impact of Si-layer
thickness on transport properties [15–20]. These articles pre-
dict the following
(i) 4 atomic Si layers can roughly hold a bulk band stru-
cture [15, 16];
(ii) Eﬀective mass values of conduction band electrons
increase as the Si layer is thinned [17–20].
The second point [17–20] suggests that the eﬀective bar-
rier height of the local-thin Si layer may be overestimated. In
that case, as suggested later, we should take a longer local-
thin Si region to have better characteristics at high tem-
perature.
3. Results and Discussion
3.1. Room Temperature Characteristics. In the HTOT SOI
MOSFET, most carriers cannot tunnel through the insulators
but can pass through the local-thin Si regions between
gate oxide and barrier insulators; the barrier insulator acts
as a hard barrier. Since the local-thin Si region is very
narrow along the surface channel region, distinct energy
quantization should be assumed in the local-thin Si region
even at high temperatures because kBT < En1−EC . Therefore,
the bandgap of the Si region between the gate oxide layer
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Figure 1: Schematic device structure of HTOT SOI MOSFET. (a) Schematic view of device. (b) Schematic band structure from source to
drain at Vd = 0V. E∗G is the eﬀective bandgap energy of ultrathin Si regions and E∗G > EG.
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Figure 2: Possible fabrication process for HTOT SOI MOSFET.
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Figure 3: Id-Vg characteristics of HTOT SOI MOSFET at 300K for
various drain voltage conditions. The device has a 40-nm long p-
type region (Lp); Lg = 100 nm. The device has 1-nm-thick local-
thin Si regions at both sides of n-type Si body.
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Figure 5: Schematic band diagram of HTOT SOI MOSFET from
source to drain at Vd  0V.
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Figure 6: Id-Vg characteristics of the conventional SOI MOSFET at
Vd = 0.1V for various temperature conditions. The device has a
10-nm thick SOI body.
and the barrier insulator is eﬀectively widened which reduces
the total drain current. In high-temperature environments
the thermal energy of some carriers can exceed the ground-
state level (En1 − EC or EV − Ep1) in the channel. Thus, it
can be expected that both the drive current and oﬀ-current
of an HTOT SOI MOSFET operating at high temperatures
will be larger than those of a TBJ MOSFET [4, 5], while its
subthreshold swing at high temperatures is superior to that
of the conventional SOI MOSFET.
Figure 3 shows Id-Vg characteristics of a HTOT SOI
MOSFET with a 40-nm long p-type region (Lp) at 300K for
variousVd values; it is assumed that the HTOT SOIMOSFET
has 1-nm-thick local-thin Si regions on both sides of the n-
type Si body. It is seen that the HTOT SOI MOSFET has a
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Figure 8: Id-Vg characteristics of HTOT SOI MOSFET with 2-nm-
thick and 10-nm-long local-thin Si regions atVd = 0.1V for various
temperature conditions; Lp = 20 nm and Lg = 60 nm. It is assumed
that the ground-state level of the conduction band of the local-thin
Si region is higher by 0.1 eV than the conduction band bottom.
subthreshold swing value of∼70mV/dec. and ON current of
about 350 μA/μm at Vg = 1V.
Id-Vd characteristics of the HTOT SOIMOSFET at 300K
for various Vg conditions are shown in Figure 4 for Lp =
40 nm. It is also assumed that the HTOT SOI MOSFET has
1-nm-thick local-thin Si regions on both sides of the n-
type Si body. In order to consider conduction mechanisms,
the schematic band diagram of the HTOT SOI MOSFET is
shown in Figure 5 for Vd  0V; arrows indicate carrier-flow
paths in the energy space. Two characteristic behaviors are
considered; (i) the super-linear increase in the drain current
stems from the nonohmic conduction through the local-thin
Si regions at the source side, (ii) the negative diﬀerential con-
ductance atVg = Vth stems from the high impedance created
by the local-thin Si regions at the drain side.
With regard to the Id-Vg characteristics of the TBJ
MOSFET [4, 5] under the assumption of full tunneling and
ballistic transport, the drain current curve shows a kink at
around the threshold voltage (Vth) and the drain current
is almost constant for Vg > Vth. In Figure 4, however, the
drain current of the HTOT SOIMOSFET smoothly increases
around Vg = Vth and it increases monotonously for Vg >
Vth. This means that the drain current of the HTOT SOI
MOSFET is ruled by the semiclassical mechanism.
3.2. High-Temperature Characteristics. This section discusses
in detail the I-V characteristics of the HTOT MOSFET at
temperatures ranging from 300K to 700K. The temperature
dependencies of the Id-Vg characteristics of the conventional
SOI MOSFET with a 10-nm-thick p-type body and the
HTOT SOI MOSFET with 1-nm-thick local-thin Si regions
at the edges of 10-nm-thick n-type body at T = 300, 500,
and 700K are shown in Figures 6 and 7, respectively. Sub-
threshold swing at each temperature is also indicated in the
figures. Little diﬀerence in subthreshold swing between the
conventional SOI MOSFET and the HTOT SOI MOSFET is
seen at T = 300K in Figures 6 and 7. At 700K, however, the
diﬀerence in subthreshold swing is 40mV/dec; the advantage
of subthreshold swing of the HTOT SOI MOSFET is about
5%. The HTOT SOI MOSFET operates safely at 700K with
no thermal instability because of its expanded eﬀective band-
gap [8]. Thus the HTOT MOSFET is somewhat superior to
the conventional SOI MOSFET in high-temperature opera-
tion. When the threshold voltage (Vth) is set to 0.3 V at the
drain voltage (Vd) of 0.1 V at 700K, the drain current of the
HTOT SOI MOSFET has an on/oﬀ-dynamic range of about
1.7.
Next, device operations are discussed for the case wherein
the energy levels in the 1-nm-thick local-thin Si region are
quantized. When energy levels are quantized in the local-
thin Si region, the eﬀective conduction band bottom rises to
the ground state energy level; consequently, the bandgap is
eﬀectively widened. When the local-thin Si region is 1-nm
wide, the ground state energy level is higher by 0.26 eV
than the conduction band bottom. In the following, Id-Vg
characteristics are simulated for two cases; the ground state
energy level is higher by 0.1 or 0.2 eV than the conduction
band bottom. In addition, the thickness of the “hard barrier”
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Figure 9: Id-Vg characteristics of HTOT SOI MOSFET with 1-nm-
thick and 10-nm-long local-thin Si regions at Vd = 0.1 V for various
temperature conditions; Lp = 20 nm and Lg = 60 nm. It is assumed
that the ground-state level of the conduction band of the local-thin
Si region is higher by 0.2 eV than the conduction band bottom.
insulator adjacent to the local-thin Si regions is changed to
10 nm in order to clarify the influence of long and narrow
conduction paths on overall carrier transport. In this case,
Ln = 10 nm and Lp = 20 nm.
Id-Vg characteristics depending on temperature (300K ∼
700K) for the HTOT SOI MOSFET at Vd = 0.1V are shown
in Figures 8 and 9 for Lp = 20 nm; in Figure 8, it is assumed
that the ground state energy level of the local-thin Si region
is higher by 0.1 eV than the conduction band bottom, and in
Figure 9, it is assumed to be higher by 0.2 eV. The following
points are found in Figures 8 and 9. (i) Subthreshold swing
values are insensitive to the width of the local-thin-Si regions
because subthreshold conduction is inherently similar to the
thermionic process. (ii) Drain current atVg = 1V is sensitive
to the width of the local-thin Si regions as expected because
the long and narrow conduction path reduces channel con-
ductivity. When energy levels of the conduction band in the
local-thin Si region are discretely quantized, the ground state
level in the local-thin Si regions should be higher than the
conduction band bottom of the surface-inverted p-type re-
gion. (iii) The leakage current at Vg = −0.6V is sensitive to
the width of the local-thin Si regions because the electron
density in the conduction band strongly depends on the
“eﬀective bandgap energy” (EG∗).
Since the bandgap energy of the local-thin Si regions is
larger than that of bulk Si, the intrinsic carrier density value
of the local-thin Si regions (n∗i ) should be lower than that of
the bulk Si (ni) as expected by the following [8]:
n∗i (T) =
⎧
⎪⎨
⎪⎩
(
DosnDosp
)1/2
kBT
tS
⎫
⎪⎬
⎪⎭
exp
[
− E
∗
G
2kBT
]
, (3)
where Dosn and Dosp are the density of states of two-dimen-
sional conduction-band electrons and the density of states of
two-dimensional valence band holes, respectively. The den-
sity of states is a function of the eﬀective mass; for simplicity,
it is assumed the eﬀective mass is independent of temper-
ature. On the other hand, it is assumed that Debye length
(LD) and the intrinsic bandgap energy (EG) is a function
of temperature [9]. Equation (3) is quite valid for high
temperatures because it was derived on the basis of high-
temperature approximations. The conduction band of Si pre-
sents the electrons with an eﬀective barrier height of (E∗G −
EG)/2 and the thermionic emission current is controlled by
the barrier of (E∗G − EG)/2. This barrier suppresses the sub-
treshold leakage current at high temperatures. Therefore, the
thickness and length of the local-thin Si regions is a design
issue and depends on the implementation demands.
Simulated threshold voltage (Vth) and subthreshold sw-
ing (S) at drain voltage of 0.1 V are summarized in Figure 10.
It is assumed that the SOI layer has a (001) Si surface. The
HTOT SOI MOSFET is compared to the conventional SOI
MOSFET with a 10-nm-thick SOI layer. It is assumed in
Figure 10(a) that the local-thin Si regions are 2-nm thick and
2-nm long. At room temperature, both devices show almost
identical characteristics; only the threshold voltage is slightly
diﬀerent. However, the HTOT SOI MOSFET exhibits much
lower performance degradation than the conventional SOI
MOSFET; dVth/dT=−0.6mV/K and dS/dT=0.3mV/dec/K
for the HTOT SOI MOSFET. When threshold voltage is set
to 0.3 V at 700K, the present HTOT SOI MOSFET has
superior oﬀ-leakage, by a factor of 3, to the conventional SOI
MOSFET. The threshold voltage of the HTOT SOI MOSFET
is higher than that of the SOI MOSFET by about 0.2 V;
this is slightly larger than (En1 − EC)/q be-cause electrons
contributing to the threshold current should have the averag-
ed energy slightly larger than (En1−EC) at the threshold [21].
In Figure 10(b), simulated threshold voltage (Vth) and
subthreshold swing (S) are shown at the drain voltage of
0.1 V for 1-nm-thick local-thin Si regions; the HTOT SOI
MOSFET is compared to the conventional SOI MOSFET
with a 10-nm-thick SOI layer. The results demonstrate that
the HTOT SOI MOSFET has outstanding performance:
dVth/dT = 0.0mV/K and dS/dT = 0.25mV/dec/K. Subthre-
shold swing of the HTOT SOI MOSFET is about 178mv/dec
at 700K (427C). It should be noted that the HTOT SOI
MOSFET with 1-nm-thick local-thin Si regions is almost in-
sensitive to temperature for T < 700K (427C). The mecha-
nism is the same as that described previously.
Finally, ION versus IOFF characteristics of the HTOT SOI
MOSFET are shown in Figure 11 atVd = 0.1V. Slopes of cur-
ves range from−5 to−8. The reduction in on-current values
at high temperatures is due to mobility degradation, and the
drastic increase in oﬀ-current at high temperatures is due to
the thermionic emission process. It is seen that the diﬀerence
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Figure 10: Temperature dependence of subthreshold swing and threshold voltage: HTOT SOI MOSFET compared to conventional SOI
MOSFET with a 10-nm-thick SOI layer. (a) Characteristics of HTOT SOI MOSFET with 2-nm-thick local-thin body. (b) Characteristics of
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Figure 11: ION versus IOFF characteristics of HTOT SOIMOSFET at
Vd = 0.1 V. It is assumed that V th = 0.3 V. ION is defined at Vg = Vth
+ 0.7 V, and IOFF is defined at Vg = Vth – 0.3 V.
in local thin Si region thickness primarily impacts the on-
current value (ION), and that the oﬀ-current value (IOFF) is
not so sensitive to the local-thin Si region thickness; these
are important aspects of the HTOT SOI MOSFET from the
view-point of device design.
4. Conclusion
This paper proposed the High-Temperature-Operation Tol-
erant (HTOT) SOI MOSFET and demonstrated preliminary
device simulation results of its characteristics.
The HTOT SOI MOSFET has local-thin Si regions and
operates safely at 700Kwith no thermal instability because of
its expanded eﬀective band gap. A HTOT SOI MOSFET with
2-nm-thick local-thin body regions exhibits much lower per-
formance degradation than the conventional SOI MOSFET;
dVth/dT = −0.6mV/K and dS/dT = 0.3mV/dec/K for the
HTOT SOI MOSFET. Subthreshold swing of the HTOT SOI
MOSFET is about 180mv/dec at 700K (427C). Threshold
voltage of the HTOT SOIMOSFET is higher than that of SOI
MOSFET by about 0.2 V because the local-thin Si regions
oﬀer an expanded eﬀective band gap.
AnHTOT SOIMOSFETwith 1-nm-thick local-thin Si re-
gions shows outstanding performance: dVth/dT=0.0mV/K
and dS/dT = 0.25mV/dec/K. Subthreshold swing of the
HTOT SOI MOSFET is about 178mv/dec at 700K (427C).
Therefore, the HTOT SOIMOSFET is a promising device for
future high-temperature applications when its device para-
meters are appropriately optimized.
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